This website requires JavaScript.
Explore
Help
Sign In
manolas
/
vcglib
Watch
1
Star
0
Fork
You've already forked vcglib
0
Code
Issues
Pull Requests
Projects
Releases
Wiki
Activity
21b6ecf8ca
vcglib
/
apps
/
sample
/
trimesh_cylinder_clipping
/
trimesh_cylinder_clipping.pro
3 lines
93 B
Prolog
Raw
Blame
History
include
(
.
.
/
common
.
pri
)
SOURCES
+=
trimesh_cylinder_clipping
.
cpp
.
.
/../../
wrap
/
ply
/
plylib
.
cpp
Reference in New Issue
View Git Blame
Copy Permalink