This website requires JavaScript.
Explore
Help
Sign In
manolas
/
vcglib
Watch
1
Star
0
Fork
You've already forked vcglib
0
Code
Issues
Pull Requests
Projects
Releases
Wiki
Activity
44c32a0b02
vcglib
/
apps
/
sample
/
trimesh_intersection_plane
/
trimesh_intersection_plane.pro
4 lines
101 B
Prolog
Raw
Blame
History
include
(
.
.
/
common
.
pri
)
TARGET
=
trimesh_intersection_plane
SOURCES
+=
trimesh_intersection_plane
.
cpp
Reference in New Issue
View Git Blame
Copy Permalink