manolas
/
vcglib
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
vcglib/apps/sample/trimesh_topology/trimesh_topology.pro

4 lines
81 B
Prolog
Raw Blame History

include(../common.pri)
TARGET = trimesh_topology
SOURCES += trimesh_topology.cpp
Reference in New Issue View Git Blame Copy Permalink